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ABSTRACT
The possibility to offload, via a platform-agnostic specifica-
tion, the execution of (some/part of the) control functions
down to the switch and operate them at wire speed based
on packet level events, would yield significant benefits in
terms of control latency and reaction times, meanwhile re-
taining the SDN-type ability to program and instantiate a
desired network operation from a central controller. While
programmability inside the switches, at wire speed and using
platform-independent abstractions, of “any possible” control
function seems well beyond the OpenFlow capabilities, in
this paper1 we argue that a non trivial sub-class of state-
ful control functions, namely those that can be abstracted
in terms of Mealy (Finite State) Machines, is already com-
patible with off-the-shelf OpenFlow version 1.1+ Hardware
with marginal architectural modifications. With minimal ad-
ditional hardware circuitry, the above sub-class can be ex-
tended to include support for bidirectional/cross-flow state
handling. We demonstrate the viability of our proposed ap-
proach via two proof-of-concept implementations (hardware
and software), and we show how some stateful control func-
tionalities frequently exploited in network protocols are read-
ily deployed using our application programming interface.
1. INTRODUCTION
Coined in 2009 [2], the term Software Defined Net-
working (SDN) has gained significant momentum in the
last years. SDN’s promises to enable easier and faster
network innovation, by making networks programmable
and more agile, and by centralizing and simplifying
their control. Even if some SDN’s programmable net-
working ideas date back to the mid of the 90s [3], and
do not nearly restrict to device-level programmability
and to OpenFlow [4], it is fair to say that OpenFlow
is the technology which brought SDN to the real world
[2]. Quoting [3], “Before OpenFlow, the ideas under-
1 This paper is an extended version of the work in progress
[1]; extensions involve i) hardware implementation, ii) sev-
eral new use cases, iii) Mininet demonstration including im-
plementation of most use cases, iv) complete rewriting and
restructuring of the manuscript, and v) revised and updated
related work.
lying SDN faced a tension between the vision of fully
programmable networks and pragmatism that would en-
able real-world deployment. OpenFlow struck a balance
between these two goals by enabling more functions than
earlier route controllers and building on existing switch
hardware, through the increasing use of merchant-silicon
chipsets in commodity switches”.
Platform-independent forwarding abstraction.
The “match/action” programming abstraction of Open-
Flow used for configuring the forwarding behavior of
switching fabrics has the key feature of being vendor-
neutral, arguably a crucial enabler for the SDN vision
[4]. This abstraction brought about significant advan-
tages in terms of both flexibility and simplicity; flex-
ibility because the device programmer could broadly
specify a flow via an header matching rule, associate
forwarding/processing actions (natively implemented in
the device) to the matching packets, and access statis-
tics associated to the specified flow; simplicity because
network administrators could handle heterogeneous multi-
vendor network nodes, without the need to bother with
a plethora of proprietary configuration interfaces.
Control and data plane separation. The sepa-
ration between control and data plane is highlighted as
a distinguishing feature of SDN, and sometimes even
postulated as the SDN definition itself. But should
such a separation necessarily take the form of a phys-
ical separation, namely a “smart” controller (or net-
work of controlling entities), which runs the control
logic for “dumb” switching fabrics? This was the case
with (the original) OpenFlow, as its “match/action”
programmatic abstraction necessarily resorts on an ex-
ternal controller for (reactively or proactively) updating
forwarding policies in the switches’ flow tables. But the
ability to program control functions directly inside the
switch could lead to a different instantiation of the same
conceptual control/data plane separation. A centralized
controlling entity could decide how forwarding rules and
flow states should change in front of network events,
and formalize such a desired control logic via suitable
platform-agnostic programming abstractions. The re-
sulting control programs could then be not only cen-
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trally executed in the controller whenever they are trig-
gered by network-wide events and require knowledge of
network-wide states, but could also be offloaded down
to the switching fabrics and locally executed, whenever
they require only local states or events, leaving freedom
to programmers of optimizing the mix of central and
local/parallel processing capabilities.
Programming control tasks inside the switch.
The ability to execute inside single links/switches, at
wire-speed, control tasks triggered by packet arrivals
or local measurements, would bring about significant
advantages in terms of reaction time and reduced sig-
nalling load towards external controllers. Notable cases
of where local state and forwarding behavior updates
would be by far better handled locally, do include, but
not nearly limit to: layer 2 MAC learning updates,
request-response matches in bidirectional flows, multi-
flow sessions or protocols (e.g. FTPs control on port
21 and data on port 20), NAT states, packet fragmen-
tation states, and so on. Indeed, reduced control la-
tency and signalling overhead is a major motivation
behind the emerging hybrid switches (which however
resort on legacy control functions preimplemented in
the switches), and behind some recent openflow ad hoc
extensions (e.g. meters, fast failover). Rather than en-
visioning tailored control extensions, to the best of our
knowledge, our proposal, OpenState, first challenges a
more general question: how (and which) control func-
tions can be programmed in the switch, while guaran-
teeing i) platform independent programming abstrac-
tions, ii) wire speed operation, and iii) reuse of existing
OpenFlow commodity hardware and currently available
OpenFlow action set? Note that we do not claim, of
course, the ability to program any possible control func-
tion, as this would require supplementary actions and
further extensions; rather, our target is to understand
which subset of control tasks can be formally described
using platform-independent abstractions, and how our
proposed abstractions can be supported into an Open-
Flow switch with minimal modifications.
Contribution. The approach proposed in this pa-
per, which we descriptively call OpenState, focuses on
the introduction of programmable states and state tran-
sitions in OpenFlow. We model control logic as the
ability to exploit packet-level events to trigger wire-speed
changes in the forwarding plane rules and the relevant
flow states. Our main results summarize as follows.
• Any control logic (relying on the stateful invoca-
tion of already available OpenFlow actions) which
can be described in the abstract (platform-agnostic)
form of a Mealy Finite State machine, can be read-
ily supported on OFv1.3+ switches with marginal
amendments, and can be executed at wire speed.
• With minimal hardware extensions, OpenState can
support “cross-flow” state handling (arrival of a
packet of a given flow triggering a state transition
for a different flow - as e.g., needed in MAC learn-
ing, frames forwarded based on destination MAC,
but states being updated based on source MAC).
• We prove OpenState’s viability by i) showing that
it requires minimal software modifications in an
existing (softswitch) OpenFlow version 1.3 imple-
mentation [5], and by ii) proving via a proof of con-
cept hardware implementation (minimal in scale
and features, but sufficient to identify implemen-
tation issues and limitations), that it can operate
at a (wire) speed comparable to OpenFlow.
• By means of simple use case examples, we show
how small control tasks, frequently recurring as
building blocks for more comprehensive protocols,
can be readily supported over OpenState. Most of
the use cases (as well as others not presented here
for space reasons) are implemented on Mininet and
are publicly avaliable for testing at [6], along with
the OpenState softswitch implementation.
2. APPROACH SKETCH
OpenState’s goal is to entail platform-agnostic pro-
gramming of per-flow (broadly defined as an OpenFlow
match) control logic directly within network nodes, thus
rescinding the today’s necessary reliance on external
(slow-path) controllers. For the purposes of this pa-
per, we operatively define control logic as the ability to
install or update, at wire speed (on a per packet basis) a
flow table entry associated to a flow and a relevant flow
state, on the basis of packet level events, such as specific
header matches, and the current flow state information.
Since, in this work, we look for a programmatic abstrac-
tion, similarly to [4], we will remain agnostic to the spe-
cific set of actions that can be associated to a flow table
match. Of course, support for some practical control
functions require extensions in the set of actions sup-
ported by the switch; such extension is out of the scope
of the present paper, and we defer the reader to the
conclusive discussion.
Although obviously restrictive with respect to all (!)
the possible flow-level control tasks that may be envi-
sioned, the above operative definition entails a level of
flexibility in the switch which goes well beyond what is
currently supported in todays OpenFlow switches. In-
deed, OpenFlow-type forwarding rule configurations are
static inside the switch, consistently apply to all packets
of a flow irrespective of what “has happened” with the
previous packets, and are changed only upon interven-
tion of an external controller entity. Conversely, Open-
State aims at providing the possibility to configure,
and dynamically enforce at wire speed and within the
switch, i) programmer-specific (custom) states which
determine which filtering/forwarding rules should be
applied, and ii) a formal, programmer-specific, behavioural
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description of how flow states shall evolve, i.e., which
packet arrivals or events should trigger state transitions.
A pragmatic approach. The history of programmable
networks [3] reports many cases where technically com-
pelling solutions (such as the IETF ForCES protocol,
or some active networking paradigms) have ultimately
failed to significantly impact the real world. Indeed, the
OpenFlow success story suggests that pragmatism and
viability are perhaps even more important than tech-
nical breakthroughs in flexibility and programmability,
and that a careful balance must be done between a
fully programmable vision and approaches which com-
promise in generality, but enable real world deployment.
This balance was arguably found in the practical, but at
the same sufficiently flexible, “match/action” primitive
at the basis of the OpenFlow operation. The subse-
quent evolution in the OpenFlow specification (version
1.1 and beyond) has promoted many major extensions
(pipelined flow tables, action bundles, synchronized ta-
bles, more flexible header matching, new actions, dedi-
cated flow control structures such as meters, etc). Nev-
ertheless, no substantial changes in the original pro-
grammatic abstraction have emerged in the mean time,
for the likely reason that match/action rules are directly
mapped over TCAM entries, unlike alternative aban-
doned proposals (such as Google’s OpenFlow 2.0 [7])
which might require a non trivial departure from the
consolidated OpenFlow switch architecture and its rel-
evant commodity hardware components.
Getting to OpenState’ specificities, this brings us to
the need to devise a programmatic approach which, de-
spite challenging a very different and broadened goal
(programmability of stateful control tasks) with respect
to OpenFlow (stateless forwarding plane configurations),
should be essentially deployable with very limited mod-
ifications to existing switch implementations, be they
HW or SW ones. Especially in the case of HW switches,
our approach should prove to be compatible with the
existing commodity hardware (e.g., TCAMs) used in
commercial devices, so that any required modification
should essentially reduce to easy-to-perform firmware
upgrades. Finally, and in all (SW or HW) cases, our
promoted approach by no means should require vendors
to open their implementations internals.
2.1 From match/action to Mealy machines
OpenState builds on a (perhaps surprising) finding:
the very same OpenFlow “match/action” primitive can
be reused for a different goal and with a broadened se-
mantic. In OpenFlow, a forwarding action (action set)
is associated to a flow match. Taking advantage of the
possibility, available since OpenFlow version 1.1, to ex-
tend the match to further metadata and associate more
than one action (and/or instruction) to the outcome of
said match, OpenState proposes to i) perform matches
Figure 1: port knocking example: Mealy (Finite
State) Machine
on packet header fields plus a flow state label (to be re-
trieved as discussed in § 2.2), and ii) associate to such
match both a forwarding action (or set of actions) and
a state transition. . Note that a match not triggering
any state transition (arguably the most common case)
is readily accounted in OpenState under the special case
of self-transitions, i.e. a transition from a state to itself.
The proposed approach can be formally modeled, in
abstract form, by means of a simplified type of eX-
tended Finite State Machine (XFSM [8]), known as
Mealy Machine. We recall that a Mealy Machine is
an abstract model comprising a 4-tuple < S, I,O, T >,
plus an initial starting (default) state S0, where:
• S is a finite set of states;
• I is a finite set of input symbols (events);
• O is a finite set of output symbols (actions); and
• T : S × I → S × O is a transition function which
maps <state, event> pairs into <next state, action>
pairs.
Similarly to the OpenFlow API, the abstraction is made
concrete (while retaining platform independency) by re-
stricting the set O of actions to those available in cur-
rent OpenFlow devices, and by restricting the set I of
events to OpenFlow matches on header fields and meta-
data easily implementable in hardware platforms. The
finite set of states S (concretely, state labels, i.e., bit
strings), and the relevant state transitions, in essence
the “behavior” of a stateful application, are left to the
programmer’s freedom. As discussed in § 3, a transition
function T is readily accomodated into a single TCAM
entry, hence it uses the same OpenFlow hardware em-
ployed for ordinary match/action pairs.
An illustrative example: Port Knocking. To
best convey our concept, let’s reuse (from [1]) a per-
haps niche, but indeed very descriptive example: port
knocking, a well-known method for opening a port on
a firewall. An host IP that wants to establish a con-
nection (say an SSH session, i.e., port 22) delivers a
sequence of packets addressed to an ordered list of pre-
specified closed ports, say ports 5123, 6234, 7345 and
8456. Once the exact sequence of packets is received,
the firewall opens port 22 for the considered host. Be-
fore this stage, all packets (including the knocking ones)
are dropped. This example is readily modelled via the
Mealy Machine illustrated in Fig. 1. Starting from a
DEFAULT state, each correctly knocked port will cause
3
a transition to a series of three intermediate states, until
a final OPEN state is reached. Any knock on a differ-
ent port will reset the state to DEFAULT. When in
the OPEN state, only packets addressed to port 22 will
be forwarded; all remaining packets will be dropped,
but without resetting the state. Note that a controller-
based implementation of Port Knocking would require
the switch to deliver each and every packet received on
a currently blocked port to the controller itself!
2.2 Processing flow states
Although the Mealy Machine provides an abstraction
to program a desired state evolution along with associ-
ated forwarding actions, it does not say anything about
which flow entity is assigned such state (for instance,
the specific host IP address in the above port knocking
example). The state associated to a flow entity shall be
stored in a separate flow table, and an arriving packet
is thus handled via three steps:
1. State lookup - a query to a table, using as key
a “flow identity”, which returns a (unique) associ-
ated state label (DEFAULT if flow not found);
2. Extended finite state machine execution - a
Mealy Machine state transition step: given, as in-
put, the retrieved state label and the packet header
fields which specify an event match, it returns the
label of the next state and triggers the forwarding
action(s) associated to the state transition;
3. State update: the retrieved (next) state label is
rewritten in the state table for the relevant flow
entity (or a new entry is added to the state table).
It is worth to remark that the above operation clearly
distinguishes the packet header matches exploited dur-
ing step (2), which define the events triggering state
transitions and which are associated to the forwarding
action (or action set), from those used in steps (1) and
(3), which define the flow identities, meant as entities
which are attributed a state. Fig. 2 exemplifies such
three steps for the port knocking state machine, assum-
ing an incoming packet from the flow identity 1.2.3.4
(the host IP) which causes a port 7345 match event.
For a perhaps extreme, but hopefully descriptive, anal-
ogy, the above system acts as a sort of “flow state pro-
cessor”. The first step is in charge to identify the con-
text (the specific flow identity found in the packet) and
fetch the associated state, the second is the process-
ing step, and the third step saves the resulting state
and leaves the system ready to process the next packet.
Note that the “micro-program”, which determines how
a flow-state should be processed, is sofware-coded in the
abstract form of a finite size list of Mealy Machine tran-
sitions, it does not change during run time operation,
and it is shared by a potentally huge number of flows
(all possible source IP addresses arriving to the switch,
in the port knocking example).
Figure 2: port knocking example: Processing of
a packet
This consideration has an important practical con-
sequence. A Mealy Machine implementation requires
wildcard matches and hence must be stored in a (costly)
TCAM as discussed in the next § 3. Conversely, state
lookups and updates are performed over flow identi-
ties and do not require wildcard matches (or require
very few wildcard entries to manage exceptions, see §
3.2.1); therefore flow states can be saved in an ordinary
RAM-based hash table. Since the number of states and
events associated to states (i.e. the number of mealy
machine transitions comprising the “control program”)
is, in general, much smaller than the number of flows
controlled by such program, our proposed approach uses
TCAM resources very sparingly, and with no need for
(wire-speed) dynamic updates - dynamic changes occur
only in the table storing the flow states.
2.3 Cross-flow state management
The above discussed decoupling between flow identi-
ties and matching events brings about a further, more
subtle, advantage: it permits to support a functional ex-
tension which we call “cross-flow” state handling. There
are many practically useful stateful control tasks, in
which states for a given flow are updated by events
occurring on different flows. A prominent example is
MAC learning: packets are forwarded using the desti-
nation MAC address, but the forwarding database is
updated using the source MAC address. Similarly, the
handling of bidirectional flows may encounter the same
needs; for instance, the detection of a returning TCP
SYNACK packet could trigger a state transition on the
opposite direction. In protocols such as FTP, a control
exchange on port 21 could be used to set a state on the
data transfer session on port 20. And in reverse path
forwarding, a node forwards a packet based on destina-
tion, but must store a state for the return path.
To support such tasks, it suffices to conceptually sep-
arate the identity of the flow to which a state is as-
sociated, from the actual position in the header field
from which such an identity is retrieved. This is accom-
plished by providing the programmer with the ability to
differentiate a so-called lookup-scope from the update-
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scope, devised to identify the packet header fields used
to extract from the packet the flow key used to access
the state table during the state lookup and the state up-
date stages, respectively. In order to support such an
additional feature, the OpenFlow architecture must be
extended with additional (simple) hardware implement-
ing a key extractor circuitry (§ 3.2.1) which retrieves dif-
ferent packet header bytes during the different lookup
and update stages. As an example, MAC learning is
trivially programmed as described in § 4.1.
3. OPENSTATE
3.1 Application Programming Interface
The OpenFlow data plane abstraction is based on
a single table of match/action rules for version 1.0,
and multiple tables from version 1.1 on. Unless explic-
itly changed by the remote controller through flow-mod
messages, rules are static, i.e., all packets in a flow expe-
rience the same forwarding behavior. With OpenState,
we introduce the notion of stateful block, as an extension
of a single flow table. Stateful blocks can be pipelined
with other stateful blocks as well as ordinary OpenFlow
tables. A stateful block is an atomic block comprising
two distinct, but interrelated, tables:
• a State Table, which stores the state labels asso-
ciated to flow identities (no state stored meaning
DEFAULT state), and
• an XFSM table, which performs a (wildcard)
match on a state label and the packet header fields,
and returns an associated forwarding action (ac-
tion set) and a next state label.
The programmer can specify the operation of a stateful
block as follows:
• provide the list of entries to be loaded in the XFSM
table. Each entry in the XFSM table comprises
four columns: i) a state provided as a user-defined
label, ii) an event expressed as an OpenFlow match,
iii) a list of OpenFlow actions, and iv) a next-
state label; each row is a designed state transition.
At least one entry in the XFSM table must use, in
the first column, the DEFAULT state label;
• provide a “lookup-scope”, namely the header field(s)
of the packet which shall be used to access the
state table during a lookup (read):
• provide a possibly different “update-scope”, namely
the header field(s) of the packet which shall be
used to access the state table2
2 As outlined in the usecase presented in § 4.3 a straightfor-
ward extension could consist in what follows. Rather than
using a common (unique) update scope for all the XFSM
entries, an extended implementation could permit the pro-
grammer to specify different update-scopes to be used as a
parameter when calling for a state transition.
Figure 3: port knocking example: control pro-
gram - matches assumed to be performed in or-
der (earliest match returned)
As an example, figure 3 shows the “program” corre-
sponding to the port knocking example discussed in
section 2.1: the lookup-scope is of course equal to the
update-scope and it is set to the source IP address.
3.2 Hardware viability
To gain understanding on the feasibility and wire-
speed operation of OpenState, we have implemented a
proof-of-concept hardware prototype using an experi-
mental FPGA platform. The designed hardware pro-
totype is conservative in terms of TCAM entries and
clock frequency3 but it includes all the key OpenState
components and features, including support for cross-
flow state management. Considering that the TCAM
size does not affect throughput given its O(1) access
time, we believe that even if at reduced scale, our im-
plementation permits us to comparatively argue about
complexity and performance with respect to an equiva-
lent OpenFlow implementation.
3.2.1 FPGA prototype
Development platform. The OpenState hardware
prototype has been designed using as target develop-
ment board the INVEA COMBO-LXT [14], an express
PCI x8 mother card equipped with the XILINX Virtex5
XC5VLX155T [15], two QDR RAM memories with a to-
tal capacity of 9MB and a throughput of 17166 Mbps
for read and for write operations, and up to 4 GB of
3 Effective and scalable FPGA implementation of Ternary
Content Addressable Memories is a widely open research is-
sue [9, 10, 11], especially since the priority resolution hard-
ware limits the maximum operating frequency when the
number of TCAM entries increase. Indeed, the achievable
performance with FPGA TCAM are still far, in terms of size
and clock frequency, from those attainable by a full custom
ASIC TCAM design [12]. Further pushing our FPGA imple-
mentation is thus not only well out of the scope of this work,
but it is also of limited practical relevance, as carrier-grade
implementations in the order of Terabit/s throughput [13]
in any case would require a custom ASIC implementation.
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Figure 4: Scheme of the OpenState hardware prototype
DDR2 memory. The 2 QDR II SRAM chips provide
high bandwidth dual port memory for routing tables,
flow memory, low latency data buffers. The board is
equipped with a daughter board providing two 10 GbE
interfaces, and is hosted in a PC workstation. The op-
erating system sees the board as two Ethernet network
cards connected using the express PCI bus. This al-
lows to configure the development board as a 4 port
switch in which two “virtual” ports are connected to
the host workstation, while the other two ports can be
connected to the external environment. All the four
ports are connected to the FPGA that implements the
OpenState architecture.
Node prototype. The general scheme of the Open-
State prototype (single stateful block) is depicted in fig-
ure 4. The FPGA is clocked at 156.25 MHz, with a 64
bits data path from the Ethernet ports, corresponding
to a 10 gbps throughput per port. Four ingress queues
collect the packets coming from the ingress ports. A 4-
input 1-output mixer block aggregates the packets using
a round robin policy. The output of the mixer is a 320
bits data bus able to provide an overall throughput of
50 Gbps. A delay queue stores the packet during the
time need by the OpenState tables to operate.
State table. 32 bit state labels are stored in a d-left
hash table, with d=4. The table is sized for 4K entries,
and is accessed with 128 bit keys provided, alternatively,
by a look-up extractor and an update extractor during
state read and (re)write, respectively. Two operations
have been implemented for the lookup/update-scope:
the first operation selects the beginning of the header,
while the second operation is a 128 bits configuration
mask register that individually mask the header bits.
Two configuration registers have been used to configure
the shifter and the mask. The barrel shifter takes as
input the 320 bits data bus and provide as output 128
contiguous bits starting from the ith bit defined by the
first configuration register. The mask operation is sim-
ply the bitwise ’and’ between the output of the barrel
shifter and the second configuration mask register. The
state table is further equipped with a TCAM with 32
entries of 128 bits (TCAM1), and an associated Block
RAM of 32 entries of 32 bits (RAM1) that reads the
output of the TCAM and provides the state associated
to the specific TCAM row. The TCAM is needed to
handle special (wildcard) cases, such as static state as-
signment to a pool of flows (e.g. ACLs), flow categories
which are out of the scope of the machine and must
be processed in a different way (if necessary by another
stage, either stateless or stateful), etc.
XFSM table. The XFSM table is implemented by
a TCAM with 128 entries of 160 bits (TCAM2), associ-
ated to a Block RAM of 128 entries of 64 bits (RAM2),
storing the next state used to update the flow table,
and the specific action to perform on the packet. This
TCAM takes as input the aggregated (unmasked) lookup-
scope and the retrieved flow state, providing as output
row associated to the matching rule with higher prior-
ity. As previously mentioned, the limited number of
entries of the TCAMs is due to the inefficient mapping
of these structures on an FPGA. This number, how-
ever, is similar to that of other FPGA based TCAM
implementations, such as [16].
Packet output. A final Action Block applies the
retrieved action to the packet coming from the delay
queue. Being our prototype a proof-of-concept, as of
now only a basic subset of OpenFlow actions have been
implemented: drop, select (enable one or more of the
output ports to forward the packet), and tag (set a
packet field to a specific value). This block then pro-
vides as output the four 64 bits data-bus for the four
10 Gbits/sec egress ports.
Synthesis results. The whole system has been syn-
thesized using the standard Xilinx design flow: the re-
source occupation for the implemented system, in terms
of used logic resources, are presented in the table below.
type of resource # of used resources [%]
Number of Slice LUTs 10,691 out of 24,320 43%
Block RAMs 53 out of 212 25 %
3.2.2 Discussion, Limitations, Extensions
The FPGA prototype confirms the feasibility of the
OpenState implementation. The additional hardware
needed to support cross-flow state management (namely,
the extractor modules) uses a negligible amount of logic
resources and does not exhibit any implementation crit-
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icality. Similarly, the limited number of actions and
TCAM entries implemented in the prototype are just
due to the proof-of-concept nature of our prototype
(and lack of an OpenFlow hardware from which Open-
State would directly inherit these parts).
Limitations. If compared with an OpenFlow imple-
mentation, OpenState exhibits only one (minor) short-
coming. The system latency, i.e. the time interval from
the first table lookup to the last state update is 5 clock
cycles. The FPGA prototype is able to sustain the full
throughput of 40 Gbits/sec provided by the 4 switch
ports. If we suppose a minimum packet size of 40 bytes
(320 bits), the system is able to process 1 packet for
each clock cycle, and thus up to 5 packets could be
pipelined. However, the feedback loop (not present in
the forward-only OpenFlow pipelines [17]) raises a con-
cern: the state update performed for a packet at the
fifth clock cycle would be missed by pipelined packets.
This could be an issue for packets belonging to a same
flow arriving back-to-back (consecutive clock cycles); in
practice, as long as the system is configured to work
by aggregating N ≥ 5 different links, the mixer’s round
robin policy will separate two packets coming from the
same link of N clock cycles, thus solving the problem.
Note that the 5 clock cycles latency is fixed by the hard-
ware blocks used in the FPGA (the TCAM and the
Block RAMs) and basically does not change scaling up
the number of ingress ports or moving to an ASIC.
Performance achievable with an ASIC imple-
mentation. As previously stated, while an FPGA pro-
totype permits to assess feasibility, a full performance/scale
architecture requires ASIC technology. Following the
same technology assumptions of [13], an OpenState ASIC
design would be able to work at 1GHz operating fre-
quency. This corresponds to an aggregate throughput
of 960M packets/s, that is the maximum achievable by
a 64 ports 10 Gb/s switch chip. However, the most im-
portant scaling provided by the ASIC implementation
is given by the number of entries that can be stored in
the OpenState tables. The size of the SRAM that can
be instantiated on a last generation chip is up to 32 MB,
corresponding to 2 millions of entries in the d-left hash
for the Flow table. The size of a TCAM can be up to
40 Mb, corresponding to 256K XFSM table entries.
3.3 Software viability
To support our thesis that OpenState is readily im-
plemented as a simple OpenFlow extension, we have de-
veloped a SW implementation by extending the Open-
Flow 1.3 software switch [5], chosen because of its sim-
plicity and adherence to the OpenFlow v1.3 specifi-
cation, with our proposed stateful operation support.
Our implementation, available at [6], comprises: (i)
a userspace Openstate datapath implementation; (ii)
a Openstate controller implementation; (iii) a set of
runnable use case application examples (in part de-
scribed in Section 4); (iv) a mininet distribution sup-
porting our datapath and controller implementations.
Supplementary Features. The software implemen-
tation includes some supplementary details with respect
to the OpenState operation described so far. Two pos-
sible state labels are returned in the case of a state
table lookup miss: the ordinary DEFAULT state if the
flow identity key is not found in the table, or a spe-
cial NULL state value if the header fields specified by
the lookup-scope are not found in the packet (e.g. ex-
tracting the IP source address when the Ethernet type
is not IP). State transitions are supported by a sup-
plementary command developed as an OpenFlow in-
struction, specifically a new SET STATE instruction
that will immediately trigger an update of the previ-
ous state table.The usage of an instruction guarantees
that the state update is performed at the end of the
stateful block, even when action bundles are configured,
and permits to pipeline our stateful stage with supple-
mentary stages, including other stateful ones. Finally,
configurable timeouts have been added to manage soft
states and add support for ’timer-based’ events (a state
transition is triggered by a timer expiration).
OpenState datapath details. To support adver-
tisement and configuration of the proposed state man-
agement, a new capability bit OFPC TABLE STATEFULL
and a new table configuration OFPCT TABLE STATEFULL
bit have been defined. If OFPCT TABLE STATEFULL = 1,
right after the packet headers are parsed, the flow state
is retrieved and written as packet metadata, otherwise
the packet directly jumps to the flow table. The ba-
sic flow table data structure has been extended with
a support data structure implementing the state table
(a hash map indexed by the flow key) and the lookup
and setup key extractor (two ordered lists of flow match
TLV field indexes). The state table entries consists of
the following fields:
struct ofp_state_entry {
uint32_t key_len;
uint32_t state;
uint8_t key[OFPSC_MAX_KEY_LEN];
uint32_t timeout;
uint32_t to_state;
};
A new OpenFlow instruction OFPIT SET STATE has been
added to allow the OpenFlow extended datapath to up-
date the next state for a given flow.
struct ofp_instruction_set_state {
uint16_t type; /* OFPIT_SET_STATE */
uint16_t len; /* Length is 16. */
uint32_t state; /* Next state value */
uint32_t timeout; /* State soft timeout [us] */
uint32_t to_state; /* Roll back state value*/
};
Moreover, a modify messages called OFP STATE MOD have
been defined along with the relevant message structure
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Figure 5: Excerpt of a Openstate application
written in python
to allow a OpenFlow controller to respectively configure
the flow state entries and the key extractors:
enum ofp_state_mod_command {
OFPSC_SET_L_EXTRACTOR = 0,
OFPSC_SET_U_EXTRACTOR,
OFPSC_ADD_FLOW_STATE,
OFPSC_DEL_FLOW_STATE
};
struct ofp_state_mod {
struct ofp_header header;
uint64_t cookie;
uint64_t cookie_mask;
uint8_t table_id;
uint8_t command; //ofp_state_mod_command
uint8_t payload[];
};
No further (meaningful) modications were needed, the
rest of the implementation relies on the standard Open-
Flow data and message structures.
Openstate controller. To support Openstate fea-
tures at control plane, the well known Ryu SDN soft-
ware framework [18] has been extended in order to inte-
grate the OFPT STATE MOD message and the OFPIT SET STATE
instruction. The message structure for both messages
reflects the ofp state mod and ofp instruction set state
structures defined above. Figure 5 shows an excerpt of
an OpenState application code.
4. EXAMPLE OPENSTATE APPLICATIONS
In this section, with no pretense of completeness, sim-
ple OpenState control programs, are described. These
applications are not nearly claimed to be innovative,
and indeed they are frequently found as building blocks
in literature proposals; rather, our goal is to show the
versatility of OpenState in permitting the deployment
of an heterogeneous subset of network functionalities
which cannot be, as of now, implemented in OpenFlow
swicthes without either extensions or the explicit inter-
vention of external controllers.
4.1 Learning
As duly anticipated, MAC learning, a well known
OpenFlow limitation frequently invoked to motivate Open-
Flow extensions [19], becomes trivial by exploiting Open-
State’s cross-state management facility, see below. More-
over, OpenState does not implement learning as an in-
ternal extended action or control task, specific to MAC
addresses (unlike the case of hybrid switches), but leaves
complete freedom to the programmer to decide what
should be learned and by which flow identifiers - see
the discussion at the end of the section about the pos-
sibility to “learn” MPLS labels.
MAC learning. To configure OpenState as a MAC
learning switch, it suffices to send the following com-
mands from the controller:
1. Set the lookup-scope to the Ethernet destination
address, via an OFPT STATE MOD with command
field set to OFPSC SET L EXTRACTOR, field count set
to 1, and field list set to [OFPXMT OFB ETH DST];
2. Set the update-scope to the Ethernet source ad-
dress, via an OFPT STATE MOD with command field
set to OFPSC SET U EXTRACTOR, field count set to
1, and field list set to [OFPXMT OFB ETH SRC];
3. Assuming a switch with N ports, send the follow-
ing (N + 1)×N OFPT FLOW MOD messages:
for i in [PORT1, PORT2, ..., PORTN]:
flow_mod([match=[state=0, inport = i],
action=[FLOOD, set-state(i)]])
for j in [PORT1, PORT2, ..., PORTN]:
flow_mod([match=[state=j, inport = i],
action=[OUTPUT(j), set-state(i)]])
The MAC learning XFSM table will be configured
with the (N + 1)×N entries - i, j ∈ (1, N):
match action
state=DEF, in port=i set state(i), FLOOD
state=j, in port=i set state(i), OUTPUT(j)
The above configuration uses as state labels the port
numbers. A lookup to the State Table using the Ether-
net destination address will retrieve the port to which
the packet should be forwarded, or a DEF (default)
state if the address is not stored in the table. The state
label (switch output port) and the ingress port are pro-
vided as input to the XFSM table, which returns a flood
action on all switch ports in the case of default state, or
a forward action to the port returned as state otherwise.
In both cases, a set state(ingress port) instruction will
be triggered, to update the entry corresponding to the
differing update-scope (the Ethernet source address).
SW Performance insights. We have used the MAC
learning example to grasp some insights on the perfor-
mance of our software implementation. We remark that
the original OpenFlow implementation we started from
(softswitch) is developed in user space and is poorly per-
forming. Therefore, throughput measurements would
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give us very limited insights, as the processing time is
clearly bottlenecked by the packet capture syscall. To
better understand if OpenState yields performance im-
pairments with respect to the original OpenFlow imple-
mentation, a more appropriate performance measure is
the average processing time of each OpenState primi-
tive. The results reported below refer to a scenario of
50 hosts connected to a software OpenState deployed in
a virtualized enviroment (mininet), and configured as a
MAC learning switch, with XFSM table and state table
containing 2550 and 50 entries, respectively.
parsing s. lookup xfsm s. update actions
1.14 us 2.07 us 804.49 us 2.23 us 0.83 us
As expected the processing overhead introduced by
the Openstate primitives is negligible (in this case less
then 1%) and dominated by the XFSM table match, i.e.
the wildcard match whose performance rapidly becomes
a bottleneck for SW implementations as the table size
grows (unlike in the TCAM HW case). However, in
SW, support for parametric actions is straightforward
(whereas in HW they require non trivial techniques such
as those recently introduced in [13]). We repeated the
measurements by implementing the OUTPUT(j) action
as parametric, using as parameter the retrieved state
label. In this case, the XFSM table size can be deployed
with only N + 1 entries, and the xfsm transition time
descreases from more than 800 us to 13.2 us.
Learning on “unconventional” flow identifiers.
As the MAC learning example has shown, the addresses
used by the learning approach have been configured via
the lookup and update scope, and the forwarding to
switch ports has been performed accordingly to state
labels. By changing the definition of states and the
lookup/update scopes, the same learning construction
can be cast into widely different scenarios. As an ex-
ample, consider a data center network where a subset
of edge switches, directly connected to the end hosts
via edge ports, act as ingress/egress nodes and are con-
nected each other via a core network engineered via
MPLS paths. Core switches are connected to edge swic-
thed via transport ports. Once a packet, say a layer 2
Ethernet frame, arrives to an ingress switch, the ingress
node must identify which path brings the packet to the
egress switch, before adding the appropriate MPLS la-
bel and forward the packet on the relevant path. A
frequently recurring idea is to use an indentifier of the
edgress switch as label itself. The problem, ordinarily
solved by dedicated control protocols or by a centralized
SDN controller, is to create and maintain a mapping be-
tween a destination host address and the relevant egress
switch identifier (MPLS label).
At least in principle (because of the obvious emerg-
ing inefficiencies), it could be possible to get rid of any
control protocol, and adopt the following simple solu-
tion mimicking a (hierarchical) layer 2 operation. Each
ingress switch maintains a forwarding database map-
ping destination MAC addresses to egress switch iden-
tifiers. When a packet arrives at an ingress switch, a
state table is queried using as key its MAC destination;
if an entry if found, a label comprising both the egress
and the ingress switch identifiers is added to the packet;
the core network will forward the packet based on the
egress switch identifier. Conversely, if no entry is found
in the forwarding database, the packet is broadcast to
all the egress switches4. In turns, egress switches could
use the received packets to learn the mapping between
the source MAC address of the packet, and its ingress
switch (whose identifier is included the MPLS label).
Note that the egress switches will also need to store the
ordinary layer 2 forwarding information, i.e. through
which edge port the packet shall be forwarded.
Such operation is trivially implemented with Open-
State by an XFSM program conceptually very similar
to that used for MAC learning, but cast in the new hier-
archical port/label setting; specifically, it would suffice5
to set (notations in the tables being self-explaining):
1. lookup-scope = MAC destination;
2. update-scope = MAC source;
3. state label = the pair [Pi, Sj ] with Pi an edge port
of the local ingress/egress switch, and Si being an
egress switch identifier;
4. XFSM table - entries for packet incoming from an
edge port (outbound packets, the packet is labeled
and forwarded to the egress switch(es); the state
table learns the edge port of the arriving packet):
match action
state=[*,DEF], in port=Pi set state(Pi,*), Flood
state=[*,Sj ], in port=Pi set state(Pi,*), Fwd Sj
5. XFSM table - entries for packet incoming from a
transport port (inbound packets, the packet is de-
capsulated and forwarded to the edge port(s), the
state table learns the ingress switch from where
the packet arrives):
match action
state=[DEF,*], label=Sj set state(*,Sj), Flood
state=[Pi,*], label=Sj set state(*,Sj), Fwd Pi
4.2 DDoS mitigation
In this section we describe a simple DDoS detection
and mitigation mechanism. The proposed use case is
not meant to introduce a novel security algorithm but it
4Also the broadcasting will rely on labels, so that core
switches need only to maintain forwarding states for egress
switch labels rather than per MAC addresses
5We haven’t actually implemented it, as it is conceptually
equivalent to the MAC learning example and would give
limited extra insights; indeed we do not claim that such
approach is effective (at least as presented here), but we use
it as an hopefully compelling example of how OpenState
permits to deploy learning in different settings.
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Figure 6: DDoS detection use case
rather demonstrates a basic OpenState capability that
could not be offered by the standard stateless Open-
Flow data plane without requiring to forward each new
connection to a controller, i.e. the ability of identify-
ing flows generated before and after a given event (an
attack in this case).
This application performs 2 monitoring stages. In
Stage1, the switch monitors the bit-rate of incoming
TCP SYN packets addressed to a finite list of possible
destinations and keep a state for each source/destination
IP flows. For each new flow, identified by the pair
(IP.src,IP.dst), the switch acts according the following
strategy: if a new flow is addressed to a destination
for which the SYN bit-rate is under a given threshold,
the flow is marked as GREEN and forwarded through the
proper switch output port. If instead a new flow is ad-
dressed to a destination for which the meter threshold is
exceeded, the flow is marked as YELLOW and forwarded
to a second monitoring stage. From this point on, all
new connections to the same IP address will be for-
warded to a second monitoring stage, while all GREEN
flows (i.e. those generated before the actual attack)
are forwarded. The second monitoring stage (Stage2)
is analogous to the first one. If for a given IP address
a second SYN-rate threshold is exceeded, all new flows
addressed to this IP address are dropped.
Figure 6 describes the actual OpenState implementa-
tion of the simple mechanism described above, which is
realized with a 4 tables pipeline: Table0 and Table1 im-
plement stage1; Table2 and Table3 implement Stage2.
Table0 and Table2 are configured to measure the SYN
rate toward a predefined set of IP destinations and are
instantiated at startup by the controller using Open-
Flow DSCP meters6. As result of these meter instruc-
tions, all flows exceeding the given threshold and burst
size will be marked with a DSCP field set to 1 or 2 by
respectively Table0 and Table2.
Table1 implements the actual XFSM for Stage1. For
each new flow (state DEFAULT) the switch checks for the
DSCP field. If DSCP = 0 (meter band under threshold),
the flow is marked with state GREEN and forwarded (en-
try 1). If DSCP = 1 (meter band threshold exceeded),
the flow is marked with state YELLOW and the packet
is pipelined to Table2 (entry 2). All packets belong-
ing to flows marked as GREEN (entry 3) are forwarded
and kept as GREEN (and do pass through Stage2). For
each packet belonging to a flow marked as YELLOW, the
switch checks for the DSCP field. If DSCP = 0 (me-
ter band rolled back under threshold), the flow state is
set to GREEN and the packet is forwarded (entry 4). If
DSCP = 1 (meter band still over threshold), the flow is
marked with state YELLOW and the packet is pipelined
to Table2 (entry 5).
Table3 implements the actual XFSM for Stage2. If
the table receives a packet with DEFAULT state (i.e.
the first packet of a flow pipelined to table3), the flow
is marked as YELLOW and the packet is forwarded, re-
gardless the DSCP field value (entry 1). For each packet
belonging to a flow marked as YELLOW, the switch checks
for the DSCP field. If DSCP = 1 (second meter band
under threshold), the flow state is kept to YELLOW and
the packet is forwarded (entry 2). If DSCP = 2 (second
meter band threshold exceeded), the flow state is set to
RED and the packet is dropped (entry 3). Finally, for all
packets marked as RED the switch checks for the DSCP
field. If DSCP = 2 (meter band still over threshold) the
packet is dropped and the flow state is kept unchanged
(entry 4). If DSCP = 1 (meter band back under thresh-
old) the packet is forwarded and the flow state is rolled
back to YELLOW (entry 5).
4.3 Forwarding consistency
Load balancing is another interesting use case where
states are necessary to ensure consistency in forward-
ing decisions for packets of a same transport layer flow.
In current OpenFlow this is handled via group tables
and ”switch-computed selection algorithm” whose con-
figuration and state management are external to Open-
Flow. OpenState can be used to configure and execute
the logic of forwarding consistency in the switches. We
show here three examples where simple algorithms can
be implemented.
One-to-Many load balancing This is the case of a
switch forwarding packets from one input port to mul-
tiple output ports. For example, the first packet of a
6It is worth noting that the DSCP field is used to propagate
information between tables. A much cleaner solution might
be based on a new meter type able to write metadata
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State Table
Key State
A,B,x,y P3
… …
… …
Flow Table
Match Actions
inPort=1, state=P2 Fwd 2
inPort=1, state=P3 Fwd 3
… …
inPort=1, state=DEF Group 1
inPort=2 Fwd 1
inPort=3 Fwd 1
… …
Group Table
ID Type Action buckets
1 SELECT <Fwd 2, SetState P2>!
<Fwd 3, SetState P3> !
…
lookup-scope={IP.src,IP.dst,TCP.src,TCP.dst}!
update-scope={IP.src,IP.dst,TCP.src,TCP.dst}
 1
Figure 7: One-to-Many load balancer imple-
mented using our OpenState extension of Open-
Flow
TCP connection from host ha to hb arrives at the input
port p1, the switch has to choose on which of the many
output ports the packet must be forwarded, for example
pj . We want that all the next packets of the same TCP
connection to be forwarded on the same pj port.
Figure 7 shows a simplified implementation using Open-
State. Here the lookup-scope associated with the state
table is used to distinguish between different TCP con-
nections. When the first packet enters the switch there’s
no previous known state associated, a DEFAULT state is
then appended to the packet header. All packets enter-
ing the only input port and matching the DEFAULT state
are processed by a group table. A group entry of type
SELECT is used to perform the actual load balancing.
From the OpenFlow specification v1.3+ we know that
when a group entry is of type SELECT, only one bucket
in the group will be selected by a a switch-computed
algorithm and executed. What we provide with Open-
State is a learning process for the selected port. Indeed,
for each bucket execution, along with forwarding the
packet we store the output port by calling a SetState.
The next packet of the same connection will then match
a not DEFAULT state and will be forwarded accordingly.
Note that state lookup timeout with rollback to DE-
FAULT or explicit connection termination events can
be used to flush unused entries.
Many-to-One Reverse Path Forwarding This
case is complementary to previous one with forwarding
consistency that must be ensured according to packets
received in the reverse direction (many-to-one). For ex-
ample, the first packet of a TCP connection from host
ha to hb arrives at one of the many input ports, for ex-
ample pi. The switch forwards the packet on the only
output port p1. We want all packets of the reverse flow,
namely all packets from hb to ha of the same TCP con-
nection, to be forwarded on the same ingress port pi.
With respect to previous case, here lookup-scope and
update-scope are different and have reversed IP/TCP
src and dst fields. When the first packet of a TCP
connection (from IP A to B, from TCP port x to y)
enters the switch from input port pi. No row is matched
in the state table, a DEFAULT state is appended. The
packet is forwarded to the only output port p1 while
the ingress port is stored by calling a SetState. The
state table is updated with the corresponding key. From
now on all the reverse packets (from IP B to A, from
TCP port y to x) will be forwarded to port pi. As in
previous case, state timeouts can be used to flush entries
for closed connections.
Many-to-Many Combining the first two we obtained
another particularly significant case. We want here to
load balance on the output ports while doing reverse
path forwarding on the input ports. This could be for
instance the case of a switch forwarding packets be-
tween aggregated links. For example, the first packet
of a TCP connection from host ha to hb arrives at one
of the many input ports pi. The packet is forwarded
to one of the many output ports pj (as in the One-to-
Many case a SELECT group entry is used to select a
random port). From now on all the packets of the same
TCP connection from ha to hb must be forwarded to
pj , while all the packets of the reverse flow from hb to
ha must be forwarded to pi. To achieve this result we
need to update 2 entries of the state table: (i) the out-
put port pj and (ii) input port pi for the packets of the
reverse flow from hb to ha. This could be achieved by
performing 2 SetState using 2 different update-scopes.
This possibility is actually not implementable using the
current OpenState primitives because we actually allow
updates on only one update-scope. However, the ex-
tension to (a small number of) multiple state updates
targeting different flows is rather straightforward and
does not affect the basic assumptions of the OpenState
abstraction.
5. RELATED WORK
OpenFlow, now at version 1.4 [17], has undergone
several extensions (more flexible header matching, ac-
tion bundles, pipelined tables, synchronized tables, mul-
tiple controllers, and many more), and new important
ones are currently under discussion, including typed ta-
bles [20] and flow states [19]. The need to rethink Open-
Flow data plane abstraction has been recently recog-
nized by the research community [13, 21, 22]. In [13],
the authors point out that the rigid table structure of
current hardware switches limits the flexibility of Open-
Flow packet processing to matching on a fixed set of
fields and to a small set of actions, and propose a log-
ical table structure, RMT (Reconfigurable Match Ta-
ble), on top of the existing fixed physical tables and
new action primitives. Notably, the proposed scheme
allows not only to consider arbitrary width and depth
of the matching for the header vector but also to de-
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fine actions that can take input arguments and rewrite
header fields. Along the same line but with a more gen-
eral approach, in [21] the authors propose P4, a high-
level language to program packet processors which focus
on protocol-independence. P4 allows the programmer
to define packet parser (able to support matching on
new header fields) and to implement arbitrary para-
metric actions as the composition of reusable primi-
tives for packet header manipulation. It must be said
that P4 is presented as a straw-man proposal for how
OpenFlow should evolve in the future, rather than a
proof-of-concept. In [22] a Protocol-Oblivious Forward-
ing (POF) abstraction model is proposed as a set of low-
level Forwarding Instruction Set (FIS) (comparable to
those found in the assembly language). Especially, the
authors propose new stateful instructions to actively
manipulate the flow table entries. Even though pro-
totype implementations (hardware and software-based)
are presented, POF can be considered a clean slate pro-
posal with substantial differences from existing SDN
programming abstractions and implementations that can
hardly be put into an evolutionary perspective.
In [23], the approach is even more radical and, simi-
larly to the early work on active networks, packets are
allowed to carry a tiny code that define processing in
the switch data plane. A very interesting aspect is the
proposal of targeted ASIC implementations where an
extremely small set of instructions and memory space
can be used to define packet processing.
The use of XFSMs advanced features was initially
inspired by [24] where (bytecoded) XFSMs were used
to convey a desired medium access control operation
into a specialized (but closed [25]) wireless interface
card. While the abstraction (XFSM) is similar, the con-
text (wireless protocols versus flow processing), tech-
nical choices (state machine execution engine versus
table-based structures), and handled events (signals and
timers versus header matching), are not nearly compa-
rable.
We can also find FSM models at the basis of the ap-
proach to define network policies in PyResonance [26].
However, FSMs in PyResonance are defined at the con-
troller level and later translated to OpenFlow rules us-
ing a reactive approach.
Finally, while completing the writing of this paper, we
noticed [27] in the announced program of HotSDN 2014,
and got in contact with the authors who kindly shared
their submitted version. The FAST approach therein
proposed shares with OpenState the basic idea of using
state machines for modifying the forwarding behavior
of switches (although it does not support our proposed
cross-flow state handling), and describes a software pro-
totype based on Open vSwitch. The fact that our ba-
sic idea is being independently emerging elsewhere sup-
ports our belief that the introduction of stateful ap-
proaches in the OpenFlow data plane might be crucial.
Concerning technical aspects, FAST defines a high level
programming abstraction that makes use of variables
and functions to define events and transitions, whose
HW implementation may be not trivial. Indeed, as also
anticipated in our earlier version of this paper [1], we
believe that the most compelling way to show that a
proposed approach is compatible with OpenFlow hard-
ware and can operate at wire speed is an actual hard-
ware implementation, which we provided in this paper
as proof-of-concept, and which permitted us to gain in-
sights on possible (but luckily minor) pipelining limita-
tions emerging from the backward loop that both our
OpenState as well as FAST do introduce.
6. CONCLUSIONS
OpenState is a first attempt to permit platform-agnostic
programming of a subset of stateful control functions
directly inside the switches, while retaining wire-speed
performance. In adherence with the OpenFlow strategy,
we take a pragmatic approach as well, by restricting
control functions to the ability to dynamically install
and evolve flow states, and associate different forward-
ing actions to different combinations of flow states and
packet header matching events. Our main, and perhaps
surprising, finding is that any control function that can
be modelled as a Mealy Finite State Machine (provided
it uses the same set of actions supported in OpenFlow,
of course), is readily deployable using commodity Open-
Flow hardware and can be developed as a very simple
extension of OpenFlow version 1.3. With very simple
hardware extensions, OpenState can further support
“cross-flow” state handling, i.e. permit the arrival of
a packet of a given flow to trigger a state transition
for a different flow. The viability of OpenState was
demonstrated by two (HW and SW) proof-of-concept
implementations, and example OpenState applications
were provided.
The road towards wire-speed platform-agnostic “full”
control plane programmability is clearly ambitious and
long, and OpenState is just a start which, we hope,
may stimulate interest and discussion in our community.
We foresee at least three research questions which re-
quire further insights: i) which architectural evolutions
of OpenState can support more flexible programming
abstractions, such as a complete extended finite state
machine [8]? ii) how to extend the set of OpenFlow
actions and switch-level states to support furter control
tasks? And how the ability to offload control programs
directly inside the switches may influence broader SDN
frameworks?
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